

10-13-00

A

## UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No.

NVX-0015C1

(New Nonprovisional Applications Under 37 CFR § 1.53(b))

## TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is the patent application of ( ) application identifier or (X) inventor, Loren T. Lancaster, entitled Semiconductor Non-Volatile Memory Device Having an Improved Write Speed, for a(n):

( ) Original Patent Application.

(X) Continuing Application (prior application not abandoned):

( ) Continuation (X) Divisional ( ) Continuation-in-part (CIP)  
of prior application No: 09/082,167 Filed on: May 20, 1998.

(X) A statement claiming priority under 35 USC § 120 has been added to the specification.

## Enclosed are:

(X) Specification; 33 Total Pages.

(X) Drawing(s); 13 Total Sheets.

(X) Oath or Declaration:

( ) A Newly Executed Combined Declaration and Power of Attorney:

( ) Signed. ( ) Unsigned. ( ) Partially Signed.

(X) A Copy from a Prior Application for Continuation/Divisional (37 CFR § 1.63(d)).

(X) Incorporation by Reference. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated herein by reference.

( ) Signed Statement Deleting Inventor(s) Named in the Prior Application. (37 CFR § 163(d)(2)).

( ) Power of Attorney.

(X) Return Receipt Postcard.

( ) Associate Power of Attorney.

(X) A Check in the amount of \$ 710.00 for the Filing Fee.

( ) Preliminary Amendment.

( ) Information Disclosure Statement and Form PTO-1449

( ) A Duplicate Copy of this Form for Processing Fee Against Deposit Account.

( ) A Certified Copy of Priority Documents (if foreign priority is claimed).

( ) Statement(s) of Status as a Small Entity.

( ) Statement(s) of Status as a Small Entity Filed in Prior Application, Status Still Proper and Desired.

( ) Other: \_\_\_\_\_

## CLAIMS AS FILED AFTER PRELIMINARY AMENDMENT

FOR	NO. FILED	NO. EXTRA	RATE	FEE
Total Claims	20	0	\$18.00	\$ 0.00
Independent Claims	3	0	\$80.00	\$ 0.00
Multiple Dependent Claims (if applicable)				\$0.00
Assignment Recording Fee				\$0.00
Basic Filing Fee				\$710.00
Total Filing Fee				\$ 710.00

Pursuant to 37 CFR § 1.25, at any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-0742.

Respectfully submitted,

By: Bradley Sako  
Bradley Sako, Attorney of Record, Reg. No. 37923

Date: OCTOBER 12, 2000

Correspondence Address:

Bradley T. Sako, Patent Attorney  
3954 Loch Lomand Way  
Livermore, CA 94550  
Phone: 1-408-839-1082  
Fax: 1-925-961-0184

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

By: Bradley Sako

Typed Name: Bradley Sako

Express Mail Label No.: EF335110659US

Date of Deposit: OCTOBER 13, 2000

JC806 U.S. PTO  
09/689442  
10/12/00

10/12/00  
JC948 U.S. PTO

09689442 101200

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): <b>Lancaster</b>	
Serial No.: <b>N/A</b>	Group Art Unit (of Parent Application): <b>2822</b>
Filed: <b>Herewith</b>	Examiner: <b>N/A</b>
Title: <b>Semiconductor Non-Volatile Memory Device Having Improved Write Speed</b>	
Attorney Docket No.: <b>NVX-0015C1</b>	

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

Dear Sir:

Entry of the following amendments is respectfully requested.

In the Specification

Page 1, after the title, please insert -- This application is a divisional of patent application Serial No. 09/082,167 filed May 20, 1998. --.

Page 19, line 10, please delete [deletion] and substitute therefor -- depletion --.

Page 22, line 19, please delete [deletion] and substitute therefor -- depletion --.

37 C.F.R. §1.10

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

By: Bradley Sako

Typed Name: Bradley Sako

Express Mail Label No.: EF335110659 US

Date of Deposit: OCTOBER 12, 2000

002707 2446260

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

## In the Specification (continued).

Please amend the ABSTRACT OF THE DISCLOSURE as set forth below.

Line 2, after “equivalent” please delete **[in thickness]**; same line, after “to” please insert – **a layer of silicon dioxide having a thickness of** --.

Line 3, after “or less” please delete **[of silicon dioxide]**.

Line 5, after “source and drain” please delete **[junctions]** and substitute therefor – **regions** --.

Line 7, after “source and drain” please delete **[junctions]** and substitute therefor – **regions** --.

## In the Claims

Please amend claim 49 as set forth below.

49. (Amended) A method for making a non-volatile semiconductor device comprising:

forming a multilayer gate dielectric having a charge storage layer **[with alterable charge storage properties by application of an electric field,]** and **being** **[having a dielectric thickness]** **dielectrically** equivalent to **[that of]** a layer of silicon dioxide **having a thickness** that is less than **[about 170]** **200** angstroms;

forming a gate comprising polycrystalline silicon of first conductivity type on said gate dielectric; and

forming source and drain regions separated by a channel region in a semiconductor substrate, said source and drain regions having a second conductivity type different from said first **conductivity** **[dielectric]** type.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Please add the following new claims.

50. (New) The method of claim 49, wherein:

forming the multilayer gate dielectric includes forming a bottom dielectric, the charge storage layer over the bottom dielectric, and a top dielectric over the charge storage layer.

51. (New) The method of claim 50, wherein:

forming the bottom dielectric includes forming a layer of silicon dioxide.

52. (New) The method of claim 50, wherein:

forming the bottom dielectric includes thermally growing a layer of silicon dioxide.

53. (New) The method of claim 50, wherein:

forming the charge storage layer includes forming a layer selected from the group consisting of silicon nitride, silicon oxynitride, silicon-rich silicon dioxide, and a ferroelectric material.

54. (New) The method of claim 50, wherein:

forming the top dielectric includes forming a layer of silicon dioxide.

55. (New) The method of claim 54, wherein:

forming the top dielectric includes thermally growing a layer of silicon dioxide.

56. (New) The method of claim 54, wherein:

forming the top dielectric includes depositing a layer of silicon dioxide.

OFFICE OF THE ATTORNEY GENERAL



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

60. (New) A method, comprising the steps of:

applying an electric field to a charge storage layer in a multilayer dielectric disposed between a first semiconductor layer and a second semiconductor layer to form a charge accumulation region in the first semiconductor layer proximate to the multilayer gate dielectric and a charge depletion region in the second semiconductor layer proximate to the multilayer gate dielectric.

61. (New) The method of claim 60, wherein:

the first semiconductor layer comprises a transistor gate; and

the second semiconductor layer comprises a transistor channel between a source and drain region.

62. (New) The method of claim 60, wherein:

the first semiconductor layer comprises a transistor channel between a source and drain region; and

the second semiconductor layer comprises a transistor gate.

63. (New) The method of claim 60, wherein:

the first semiconductor layer and second semiconductor layer are doped to a first conductivity type.

64. (New) The method of claim 60, wherein:

the applying step is conducted for a length of time sufficient to accumulate charge in a charge storage layer of the multilayer dielectric.

[illegible]

65. (New) The method of claim 64, wherein:

the charge storage layer comprises silicon nitride.

66. (New) The method of claim 60, wherein:

the second semiconductor layer comprises a p-type channel disposed between n-type source/drain regions.

the first semiconductor layer comprises an n-type gate;  
and

the second semiconductor layer comprises an n-type channel disposed between p-type source/drain regions.

the multilayer gate dielectric comprises a charge storage layer selected from the group consisting of silicon nitride, silicon oxynitride, silicon-rich silicon dioxide, and a ferroelectric material.

## REMARKS

## Preliminary Amendment - Page 7 of 7

SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE HAVING AN IMPROVED  
WRITE SPEED

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

This invention relates to improvements in semiconductor non-volatile memory transistors, and more specifically improvements in the gate design and processing of non-volatile transistors used in electrically erasable, electrically programmable read-only memories.

2. DESCRIPTION OF THE RELATED ART

Until recently, the gate structure of non-volatile memory transistors has been designed in a similar manner to that of conventional CMOS insulated gate field effect transistors (IGFETs) or MOSFETs. The difference between CMOS IGFETs and non-volatile IGFETs is primarily that non-volatile IGFETs include an added charge storage layer embedded in the gate dielectric. The charge storage layer is either a conductive element, such as a polycrystalline silicon (poly) floating gate, or a non-conductive element such as a dielectric which is capable of trapping charge. Older types of CMOS transistors have typically used a heavily doped N-type gate material for both N- and P-channel transistors in order to simplify processing and to achieve low poly resistivity. With the advent of deep sub-micron CMOS technology, a greater emphasis has been placed on reduced temperature processing, deeply scaled transistor geometries, and silicided polycrystalline silicon gates. This emphasis has led to changes in the gate structure that affect the doping of the poly.

In older technologies, the poly was typically doped by furnace diffusion processes using  $\text{POCl}_3$  or Phosphine gas to produce a heavily doped N-type material. In newer technologies with channel length geometries at 0.7 microns and below, the furnace diffusion doping processes have been replaced with ion-implantation or low temperature in-situ doping during the poly deposition. These newer doping methods, which allow for substantially reduced thermal processing while doping the poly gate, are necessary to produce deeply scaled transistor geometries. Further, these newer doping methods allow for better doping control in the poly which is useful in facilitating the formation of a metal-silicide layer on top of the poly. Also, in newer technologies, it has been advantageous to use both N- and P-type doped poly, rather than simply N-type poly. Using P-type poly allows deeply scaled P-type MOS transistors to operate more efficiently at lower channel lengths due to the elimination of a buried channel that is usually required with N-type poly. Thus, N-type poly gates are often used in today's N-channel MOSFETs and P-type poly gates are often used in today's advanced P-channel MOSFETs. In these modern devices, the gate doping type is matched to the source and drain junction doping type.

Until recently, there has been no advantage in using different criteria for choosing a gate doping type for non-volatile memory devices from those used to choose the doping type for conventional MOSFETs. The choice has been primarily motivated by a desire to save costs by being compatible with processes used to produce conventional MOSFET devices. As a result, more recently developed doping methods and doping types for conventional MOSFETs have been applied to the construction of non-volatile memory transistors. Specifically, advanced N-channel non-volatile memory transistors are constructed using an N-type poly gate, advanced P-channel

transistors are constructed using a P-type poly gate, and doping levels in both are often lower than what was used in the past.

5 In Figure 1 memory transistor 10 shows an N-channel non-volatile insulated gate field effect transistor which includes a charge storage layer 32 embedded in its gate dielectric, according to prior art. The charge storage layer 32 is typically surrounded by at least a top dielectric 31 and a bottom dielectric 33 and resides between the N-type gate 12 and the channel 15 of the transistor. Channel 15 resides in the P-type silicon bulk 11 between the N-type source 14 and N-type drain 16 regions. The charge storage layer 32 is either a "floating gate", typically of doped polycrystalline silicon, or a dielectric material capable of trapping charge carriers such as silicon nitride, silicon oxynitride, silicon-rich silicon dioxide, or a ferroelectric material. The thickness of the gate dielectric, the composite of layers 31, 32 and 33, is typically dielectrically equivalent to 150Å to 200Å of silicon dioxide, although thinner dielectrics are currently under investigation. Note that transistor 10 could optionally include a silicide layer on top of the N-type gate 12.

15  
20  
25  
30 In Figure 2 memory transistor 10' shows a P-channel non-volatile insulated gate field effect transistor which includes a charge storage layer 32 embedded in its gate dielectric, according to prior art. The charge storage layer 32 is typically surrounded by at least a top dielectric 31 and a bottom dielectric 33 and resides between the P-type gate 12' and the channel 15' of the transistor. Channel 15' resides in the N-type silicon bulk 11' between the P-type source 14' and P-type drain 16' regions. The charge storage layer 32 is either a "floating gate", typically of doped polycrystalline silicon, or a dielectric material capable of trapping charge carriers such as silicon nitride, silicon oxynitride, silicon-

rich silicon dioxide, or a ferroelectric material. The thickness of the gate dielectric, the composite of layers 31, 32 and 33, is typically dielectrically equivalent to 150Å to 200Å of silicon dioxide, although thinner dielectrics are currently under investigation. Note that transistor 10' could optionally include a silicide layer on top of the P-type gate 12'.

The amount and polarity of charge residing in the charge storage layer 32 affect the conductivity of the non-volatile transistor. The words "programmed" and "erased" are used here to describe two possible conductivity states that non-volatile transistors can achieve under two different charge storage conditions. It is recognized that the designation of the words "programmed" and "erased" is purely arbitrary and that these terms can be selected to represent different meanings depending on the application. Here, however, the terms "erased" and "programmed" are used in reference to relative levels of conductance. The terms "erased" or "erase", and "programmed" or "program" are used to describe the "on" and "off" states, respectively. The primary difference between these two states is the level of conductance in non-volatile transistor while under read biases. An "on" state results when the non-volatile transistor is conductive and an "off" state results when the non-volatile transistor is non-conductive, or at least less conductive than a predetermined range of conductance that represents the "on" state. Further, the term "write" is used to describe an operation that intentionally sets the threshold voltage of a non-volatile memory transistor, either to the erase state or to the program state.

Unfortunately, we have discovered that matching the doping type of the gate to that of the source and drain junctions is not necessarily the optimal choice for building modern non-volatile memory transistor. So effects of using

opposite gate and junction doping in non-volatile memory transistors are now being explored. The problem is that the traditional choice can lead to slow program timing and can reduce the scalability of a non-volatile transistor. These problems have not been a factor in devices that have been in production to date. However, as non-volatile device channel length geometries scale to 0.7 micron and below where the effective gate dielectric thickness is 170Å or less the effects of gate doping become critical to the operation of the non-volatile transistor, as discussed below.

Non-volatile memory transistors oftentimes are written by placing a relatively high voltage on the gate with respect to the transistor channel. For example, a large negative potential (-10 to -20 volts) is placed on gate 12 relative to the channel in order to erase transistor 10 by way of quantum mechanical tunneling. Likewise a large positive potential (+10 to +20 volts) is placed on the gate 12 relative to the channel in order to program transistor 10, again using quantum mechanical tunneling. Similar voltage magnitudes, but opposite polarities, are applied to the gate 12' to erase and program transistor 10'. The large magnitude of the applied voltage is needed in order to both shorten tunneling distances and to lower tunneling barriers. This bias method enables charging the charge storage layer in a reasonable amount of time, typically within hundreds of microseconds to seconds.

The tunneling charge transport in transistors 10 and 10' is described by way of equations known in the industry as Fowler-Nordheim Tunneling, Modified Fowler-Nordheim Tunneling, Direct Tunneling and Trap-Assisted Tunneling. These equations accurately predict that the rate of tunneling charge transport, or tunneling current, into Charge Storage Layer 32 is an exponential function of the electric field across the dielectric through which it is tunneling. The tunnel current

that primarily affects write speed is the tunnel current through dielectric 33. So the time it takes to either erase or program a transistor 10 or 10' is a very strong function of the electric field imposed on dielectric layer 33 during a write operation, either erase or program.

Additionally, the electric field created by the gate voltage terminates in the channel region of the bulk and in the poly. When the field terminates in the poly, it does so by either forming an accumulated layer of free charge carriers or by forming a depletion layer at the interface between the poly and the top of the gate dielectric. When the free carriers are accumulated, the poly acts nearly like a metallic electrode and very little voltage is dropped within the poly. However, when the free carriers in the poly are repelled from the interface to form a depletion layer, a significant amount of voltage can be dropped in the poly depletion layer.

As shown in Figure 3, a positive bias is applied to the poly gate 12 relative to the channel 15 to program transistor 10. In this example, ten volts is applied to gate 12 while the source, drain and bulk are held at ground. The voltage difference between the gate 12 and the bulk 11 creates an electric field that passes through layers 31, 32 and 33 and creates a depletion layer 20 in the gate poly and a depletion layer 21 to form the channel 15 in the bulk. The applied gate-to-bulk voltage creates depletion layer 20 because the electric field attracts the free electrons in the N-type poly gate 12 toward the electrode and away from the interface between the gate 12 and the top dielectric 31. Likewise, the electric field created by the gate-to-bulk bias repels the free holes from interface between the P-type bulk and the bottom dielectric 33, forming bulk depletion 21.

The voltage difference between the gate electrode and the bulk electrode is called Vpp. Vpp is nearly equal to the sum of the voltages dropped across 20, 31, 32, 33, and 21; namely

$$\begin{aligned} V_{pp} \approx & \Delta V_{Poly} + \Delta V_{Top\_Ox} \\ & + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} \\ & + \Delta V_{Bulk}. \end{aligned}$$

Unfortunately, the voltage drop in the poly,  $\Delta V_{Poly}$ , provides no value in forming the conditions required to tunnel charge through the dielectric layer 33. In fact, when the depletion layer is present, the tunnel characteristics are much like what would be expected if the device were formed with a metallic gate electrode and the write voltage was lower by the amount dropped in the poly depletion. Since the tunnel current is an exponential function of the electric field across the dielectric, the write speed can be significantly degraded by the poly depletion voltage loss.

The circumstances are quite different when transistor 10 is being erased as shown in Figure 4. When a negative bias is applied to the N-type poly gate 12 relative to the channel 15 of the N-channel transistor 10, the electric field serves to accumulate the free carriers 24 (electrons) in the poly 12 at the interface between the poly 12 and the top dielectric 31. In this case, there is typically negligible electric field lost in the poly and the erase speed is not degraded by voltage lost in the poly. Further, independent of the gate structure, the erase bias serves to accumulate holes in the channel at the interface between the bulk and the bottom dielectric 33, forming accumulation 23. As a result, negligible voltage is typically dropped in the bulk and so the

erase condition creates the ideal result of the  $V_{pp}$  being dropped only over layers 31, 32 and 33; namely

$$V_{pp} \approx \Delta V_{\text{Top\_Ox}} + \Delta V_{\text{Storage\_Layer}} + \Delta V_{\text{Bottom\_Ox}}.$$

Under good program conditions, as best seen in Figure 3, little or no voltage is dropped in the N-type poly gate 12. Preferably the voltage drop in the gate,  $\Delta V_{\text{Poly}}$ , will be much less than the write voltage,  $V_{pp}$ , applied to the gate. This was readily achieved in older technologies when the doping in the poly gate 12 was high, typically  $\geq 10^{20}/\text{cm}^3$ , and the layers 31, 32 and 33 were relatively thick, equivalently  $\geq 170\text{\AA}$  of  $\text{SiO}_2$ . However, in more modern technologies which use a moderately or lightly doped poly gate 12 and which have relatively thin layers 31, 32 and 33, the voltage drop in the poly depletion layer 20 can be quite substantial, as shown in Figure 5. In this case, there can be a significant amount of the applied voltage lost in the poly and the time required to program transistor 10 can be greatly increased.

The voltage lost in the poly depletion layer during a program operation has been calculated as shown in Figure 6 for an applied voltage of 10 volts. In this plot, the percent of the applied voltage dropped in the poly is indicated on the vertical axis. The horizontal axis on the right hand side marks the doping concentration in the poly. The horizontal axis on the left hand side indicates the thickness of the gate dielectric in values equivalent to a thickness of  $\text{SiO}_2$ . The shaded bands in the contour shows domains where the percentage of applied voltage dropped in the poly lies within a 5% range. Six bands of applied voltage drop in the poly are shown; specifically 0 to 5%, 5% to 10%, 10% to 15%, 15% to 20%, 20% to 25% and 25% to 30%.

As shown in Figure 6, the percentage of applied voltage that is dropped in the poly increases rapidly as the doping concentration falls below  $10^{20}/\text{cm}^3$ . Once the concentration reaches  $10^{18}/\text{cm}^3$ , the percentage of applied voltage that is dropped in the poly achieves about 20%. With further reductions in doping concentration below  $10^{18}/\text{cm}^3$ , the percentage of applied voltage that is dropped in the poly increases only gradually. This lack of sensitivity occurs because of the formation of an inversion layer in the poly in the lower concentrations.

The exponential dependence of tunneling current on linear changes in electric field causes the program time to increase by about an order of magnitude for every 10% decrease in voltage across the gate dielectric. The percentage of applied voltage that is dropped in the poly is less than 10% for thicknesses as low as  $57\text{\AA}$  of equivalent gate dielectric when the poly doping concentration is  $10^{20}/\text{cm}^3$  or higher. However, the percentage voltage drop exceeds 10% for a poly doping concentration of  $10^{19}/\text{cm}^3$  when the gate dielectric thickness falls below only  $170\text{\AA}$ . This result greatly limits the range of either the poly doping or the equivalent gate dielectric thickness if program speeds cannot be compromised, which is often the case.

Likewise, when a positive bias is applied to the P-type poly gate 12' of P-channel transistor 10' relative to channel 15', the electric field serves to accumulate the free carriers (holes) in the poly 12' at the interface between the poly 12' and the top dielectric 31. In this case, which is an erase condition, there is very little electric field lost in the poly and the erase speed is not degraded by voltage dropped in the poly. However, when a negative bias is applied to the poly gate 12' relative to the channel 15', the electric field serves to repel the free carriers in the poly 12' from the

interface and a depletion layer forms in the poly 12' above the top dielectric 31. In this case, which is a program condition, there can be a significant amount of the applied voltage lost in the poly in modern structures and the time required to program transistor 10' can be greatly increased.

While writing a non-volatile memory transistor, it is desirable to achieve the fastest possible program time without compromising product yield and reliability. The program time directly affects the rate at which data can be stored in a non-volatile memory product. Erase speed is not so critical because data is being erased, not stored. Sections of the memory product can be erased in a background manner, long before those sections are selected to store data. Unfortunately, prior art embodiments are constructed to favor fast erase speeds and not fast program speeds as effective gate dielectrics scale to thicknesses of 170Å and below.

Further, voltage drops in the poly significantly reduce the sensitivity of the write speed to variations in the thicknesses of dielectric layers 31, 32 and 33. This is advantageous in establishing insensitivity to manufacturing induced thickness variations. However, this lack of sensitivity also makes it difficult to scale the program voltage of transistors 10 and 10'. As the layers 31, 32, and 33 are reduced in thickness, the fraction of the applied voltage that is dropped in the poly depletion increases. Eventually, reductions in the thickness of layers 31, 32 and 33 has a diminishing impact on reducing the program voltage. This can occur once the layers 31, 32 and 33 produce a gate dielectric that is dielectrically equivalent in thickness to 170Å or less of silicon dioxide. Thus, the non-volatile transistor becomes difficult to scale to take advantage of lower program voltages for deeply scaled technologies. Also, the lack of sensitivity to variation in the thickness of

layers 31, 32 and 33 is replaced by a sensitivity to variations in doping in the poly, which is traditionally less controllable.

5 So without further innovation, deeply scaled non-volatile transistors for 0.7 micron technologies and below that have effective gate dielectrics thicknesses of 170Å and below will provide faster erase speed, rather than faster program speed. Further, the scalability of program voltages by using conventional dielectric scaling methods is limited, making it  
10 difficult to integrate into a low-voltage CMOS process flow as device geometries reduce to below 0.7 microns.

#### SUMMARY OF THE INVENTION

15 In light of the above, therefore, it is an object of the invention to provide an improved non-volatile semiconductor memory device that provides better program write speed performance compared to prior art devices.

Another object of the invention is to provide an improved non-volatile semiconductor memory device that can be scaled to program using lower voltages without loss in program speed.

20 Yet another object of the invention is to provide an improved non-volatile semiconductor memory device that exhibits program speeds that are insensitive to variations in the doping level in the gate.

25 Still another object of the invention is to provide an improved non-volatile semiconductor memory device that scales to technology geometries of 0.7 microns and below without compromising program speeds.

30 A further object of the invention is to provide an improved non-volatile semiconductor memory device that utilizes a gate dielectric thickness that is dielectrically equivalent to 170Å of SiO<sub>2</sub> or less without loss in program speed.

Yet a further object of the invention is to provide an improved non-volatile semiconductor memory device that can be constructed with a wide range of gate doping concentrations without significant loss in program speed.

5       The above and further objects, details and advantages of the invention will become apparent from the following detailed description, when read in conjunction with the accompanying drawings and appended claims.

10       According to the present invention, there is provided a non-volatile memory IGFET device that uses a gate dielectric stack that is dielectrically equivalent in thickness to 170Å or less of silicon dioxide. Above the dielectric stack is a polycrystalline silicon gate that is doped in an opposite manner to that of the source and drain junctions of the transistor. By using a gate doping that is opposite to that of the IGFET source and drain junctions, the poly depletion layer that can occur during programming in modern and advanced memory devices is eliminated according to this invention. The device of this invention forms an accumulation layer in the poly rather than a depletion layer. This difference not only greatly improves the program speed, but allows for selecting the gate doping at levels as low as  $10^{11}/\text{cm}^3$ , or less, without significantly compromising the program speed. Further, since the majority of the applied voltage in a device according to this invention is dropped over the gate dielectric, rather than shared between the gate dielectric and a depletion layer in the gate poly, the device of this invention can be scaled in gate dielectric thickness without significantly compromising the program speed.

25  
30       BRIEF DESCRIPTION OF THE DRAWINGS

      In the detailed description of preferred embodiments of the invention presented below and in the description of

prior art above, reference is made to the accompanying drawings of which:

Figure 1 shows a cross sectional view of an N-channel non-volatile memory transistor according to prior art that utilizes an N-type polycrystalline silicon gate;

Figure 2 shows a cross sectional view of a P-channel non-volatile memory transistor according to prior art that utilizes a P-type polycrystalline silicon gate;

Figure 3 shows a cross sectional view of an N-channel non-volatile memory transistor under program bias conditions according to prior art that utilizes an N-type polycrystalline silicon gate that is heavily doped to produce a small voltage drop in the gate;

Figure 4 shows a cross sectional view of an N-channel non-volatile memory transistor under erase bias conditions according to prior art;

Figure 5 shows a cross sectional view of an N-channel non-volatile memory transistor according to prior art that utilizes a moderately or lightly doped N-type polycrystalline silicon gate, resulting in a large voltage drop in the gate;

Figure 6 shows the calculated percent voltage drop in the poly gate according to prior art during a program operation as a function of the doping concentration in the poly and the SiO<sub>2</sub> equivalent thickness of the gate dielectric;

Figure 7 shows a cross sectional view of an N-channel non-volatile memory transistor according a preferred embodiment of the invention that utilizes a P-type polycrystalline silicon gate;

Figure 8 shows a cross sectional view of a P-channel non-volatile memory transistor according a preferred embodiment of the invention that utilizes an N-type polycrystalline silicon gate;

Figure 9 shows a cross sectional view of an N-channel non-volatile memory transistor according a preferred embodiment of the invention that utilizes a P-type polycrystalline silicon gate under program bias conditions;

Figure 10 shows the calculated percent voltage drop in the poly gate according to a preferred embodiment of the invention during a program operation as a function of the doping concentration in the poly and the SiO<sub>2</sub> equivalent thickness of the gate dielectric;

Figure 11 shows a cross sectional view of an N-channel non-volatile memory transistor according a preferred embodiment of the invention that utilizes a P-type polycrystalline silicon gate under erase bias conditions;

Figure 12 shows a cross sectional view of a P-channel non-volatile memory transistor according a preferred ~~embodiment~~ of the invention that utilizes an N-type polycrystalline silicon gate under program bias conditions;

Figure 13 shows a cross sectional view of a P-channel non-volatile memory transistor according a preferred embodiment of the invention that utilizes an N-type polycrystalline silicon gate under erase bias conditions.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

According to a preferred embodiment of the invention, a non-volatile memory transistor device is provided that uses a gate dielectric stack that is dielectrically equivalent in thickness to 170Å or less of silicon dioxide. Above the dielectric stack is a polycrystalline silicon gate that is doped to a type that is different from that of the source and drain junctions of an N-channel transistor. As seen in Figure 7, a P-type poly gate 12'' is used in an N-channel non-volatile transistor device 10''. The P-type poly gate 12'' is doped with electrically active atoms of boron at a concentration of as little as 10<sup>11</sup>/cm<sup>3</sup> or less. Memory

transistor 10'' comprises a non-volatile insulated gate field effect transistor which includes a charge storage layer 32 embedded in its gate dielectric. The charge storage layer 32 is typically separated from the bulk (or substrate) 11 by at least a bottom dielectric 33. Memory transistor 10'' optionally includes a top dielectric 31 between the gate 12'' and charge storage layer 32. The stack of layers 31, 32 and 33, which comprise the gate dielectric of transistor 10'', resides between the P-type gate 12'' and the channel 15 of the transistor. Channel 15 resides in the P-type silicon bulk (or substrate) 11 between the N-type source 14 and N-type drain 16 regions.

The charge storage layer 32 is either a "floating gate", typically of polycrystalline silicon, or a dielectric material capable of trapping charge carriers or charge polarization such as silicon nitride, silicon oxynitride, silicon-rich silicon dioxide, or a ferroelectric material. Bottom dielectric layer 33 is typically a thermally grown layer of silicon dioxide, but can be formed using any suitable materials that exhibit dielectric properties. Optional top dielectric layer 31 is typically a grown or deposited layer of silicon dioxide, however, it could be constructed by providing multiple layers of dielectric material, such as a three layer stack of silicon dioxide, silicon nitride and silicon dioxide, or other suitable technique.

Optionally, transistor 10'' could include a refractory silicide layer on top of the P-type gate 12''. Further, transistor 10'' could optionally be constructed in a P-well formed in the bulk 11 or in a P-well nested inside an N-well, both formed in bulk 11. In the cases, the bulk doping could be either N-type or P-type.

According to another preferred embodiment of the invention, a non-volatile memory transistor device is provided

that uses a gate dielectric stack that is dielectrically equivalent in thickness to 170Å or less of silicon dioxide. Above the dielectric stack is a polycrystalline silicon gate that is doped to a type that is different from that of the source and drain junctions of a P-channel transistor. As seen in Figure 8, an N-type poly gate 12''' is used in a P-channel non-volatile transistor device 10'''. The N-type poly gate 12''' is doped with electrically active atoms of phosphorus, antimony or arsenic at a concentration of as little as  $10^{11}/\text{cm}^3$  or less. Memory transistor 10''' comprises a non-volatile insulated gate field effect transistor which includes a charge storage layer 32 embedded in its gate dielectric. The charge storage layer 32 is typically separated from the bulk (or substrate) 11' by at least a bottom dielectric 33. Memory transistor 10''' optionally includes a top dielectric 31 between the gate 12''' and charge storage layer 32. The stack of layers 31, 32 and 33, which comprise the gate dielectric of transistor 10''', resides between the N-type gate 12''' and the channel 15' of the transistor. Channel 15' resides in the N-type silicon bulk (or substrate) 11' between the P-type source 14' and P-type drain 16' regions.

The charge storage layer 32 is either a "floating gate" of conductive material, typically of doped polycrystalline silicon, or a dielectric material capable of trapping charge carriers or charge polarization such as silicon nitride, silicon oxynitride, silicon-rich silicon dioxide, or a ferroelectric material. Bottom dielectric layer 33 is typically a thermally grown layer of silicon dioxide, but can be formed using any suitable materials that exhibit dielectric properties. Optional top dielectric layer 31 is typically a grown or deposited layer of silicon dioxide, however, it could be constructed by providing multiple layers of dielectric

material, such as a three layer stack of silicon dioxide, silicon nitride and silicon dioxide.

Optionally, transistor 10''' could include a refractory silicide layer on top of the N-type gate 12'''. Further, transistor 10''' could optionally be constructed in an N-well formed in the bulk 11' or in an N-well nested inside a P-well, both formed in bulk 11'. In these cases, the bulk doping could be either N-type or P-type.

As shown in Figure 9, a positive bias is applied to the poly gate 12'' relative to the channel 15 to program transistor 10''. In this example, ten volts is applied to gate 12'' by way of electrode 50 while the source 14, drain 16 and bulk 11 are held at ground by way of electrodes 51, 53 and 52, respectively. Other bias conditions, such as different voltages or non-grounded bulk 11, source 14 and drain 16 nodes, could be established for programming. The example in Figure 9 more specifically shows that a voltage differential is created by applying a voltage to the gate 12'' which is different from the voltage at the channel surface. The voltage difference between the gate 12'' and the bulk 11 creates an electric field that passes through layers 31, 32 and 33 and creates a accumulation layer 22 of free holes in the gate poly and a depletion layer 21 to form the channel 15 in the bulk 11. The applied gate-to-bulk voltage creates accumulation layer 22 because the electric field created by the gate-to-bulk bias attracts the free holes in the P-type poly gate 12'' to the interface between the gate 12'' and the top of the gate dielectric. Likewise, the electric field created by the gate-to-bulk bias repels the free holes in bulk 11 from interface between the P-type bulk 11 and the bottom dielectric 33.

Since the voltage in the gate is dropped over an accumulation layer rather than a depletion layer, the voltage lost in the poly is much less for a given level of doping

compared to prior art devices. This feature allows the poly to be doped to as low as  $10^{11}/\text{cm}^3$ , or less, while achieving the same or better results as when the poly was doped at  $\geq 10^{20}/\text{cm}^3$  in prior art devices. The voltage difference between the gate electrode 50 and the bulk electrode 52 is called  $V_{pp}$ .  $V_{pp}$  is nearly equal to the sum of the voltages dropped across 31, 32, 33, and 21 since the voltage drop in accumulation layer 22 is typically negligible; namely

$$V_{pp} \approx \Delta V_{\text{Top\_Ox}} + \Delta V_{\text{Storage\_Layer}} + \Delta V_{\text{Bottom\_Ox}} + \Delta V_{\text{Bulk}}.$$

The voltage lost in the poly accumulation layer during a program operation for the current invention has been calculated as shown in Figure 10 for an applied voltage of 10 volts. In this plot, the percent of the applied voltage dropped in the poly is indicated on the vertical axis. The horizontal axis on the right hand side marks the doping concentration in the poly. The horizontal axis on the left hand side indicates the thickness of the gate dielectric in values equivalent to a thickness of  $\text{SiO}_2$ . The shaded bands in the contour indicate domains where the percentage of applied voltage dropped in the poly lies within a 5% range. Two bands show specifically 0 to 5% and 5% to 10% applied voltage drop in the poly.

As shown in Figure 6, the percentage of applied voltage that is dropped in the poly is less than 10% for thicknesses over all equivalent gate dielectric thicknesses and poly doping concentrations considered. These particular calculations assume a temperature of  $150^\circ\text{C}$ . For lower temperatures, doping levels as low as  $10^{10}/\text{cm}^3$  would produce less than 10% voltage drop in the poly. Thus, manufacturers building devices according to the current invention can choose

from a wide range of possible thicknesses and doping levels without significantly affecting program speeds.

5 In this embodiment, there is negligible voltage drop in the poly as long as the doping level in the poly is approximately  $\geq 10^{11}/\text{cm}^3$ . The poly doping in this device can be set to a value that optimizes conditions unrelated to the program speed since a depletion layer does not form at the interface between the poly and the top of the gate dielectric under program bias conditions. The applied program voltage efficiently drops across layers 31, 32, 33 and deletion layer 10  
20 21. Since the tunnel current is an exponential function of the electric field across the dielectric, the write speed can be significantly improved by eliminating the poly depletion voltage loss as shown in this embodiment.

15 When transistor 10'' is being erased as shown in Figure 11 a negative bias is applied to the P-type poly gate 12'' relative to the channel 15 of the N-channel transistor 10'', the electric field serves to form a depletion layer 20'' at the interface between the poly gate 12'' and the top dielectric 31. In this example, negative ten volts is applied to gate 12'' by way of electrode 50 while the source 14, drain 16 and bulk 11 are held at ground by way of electrodes 51, 53 and 52, respectively. Other bias conditions, such as different voltages or non-grounded bulk 11, source 14 and drain 16  
25 nodes, could be established for erasing.

The example in Figure 11 more specifically shows that a voltage differential is created by applying a voltage to the gate 12'' which is different from the voltage at the channel surface. In this case, there can be an appreciable voltage  
30 lost in the poly depletion layer 20'' and the erase speed can be degraded by this lost voltage. However, as stated before, the erase speed is far less critical to system designs than the program speed, and as shown in Figure 6, the maximum



so the program and erase conditions and performance are more symmetric. Further, although the program condition includes a detrimental depletion layer, the depletion can be minimized by the use of channel doping techniques, such as either a buried channel or a depletion channel.

Similar benefits result in the embodiment disclosed in Figure 8 for a P-channel non-volatile memory transistor. As shown in Figure 12, a negative bias is applied to the poly gate 12''' relative to the channel 15' to program transistor 10'''. In this example, negative ten volts is applied to gate 12''' by way of electrode 50' while the source 14', drain 16' and bulk 11' are held at ground by way of electrodes 51', 53' and 52', respectively. Other bias conditions, such as different voltages or non-grounded bulk 11', source 14' and drain 16' nodes, could be established for programming. The example in Figure 12 more specifically shows that a voltage differential is created by applying a voltage to the gate 12''' which is different from the voltage at the channel surface. The voltage difference between the gate 12''' and the bulk 11' creates an electric field that passes through layers 31, 32 and 33 and creates an accumulation layer 25 of free electrons in the gate poly 12''' and a depletion layer 26 to form the channel 15' in the bulk 11'. The applied gate-to-bulk voltage creates accumulation layer 25 because the electric field created by the gate-to-bulk bias attracts the free electrons in the N-type poly gate 12''' to the interface between the gate 12''' and the top of the gate dielectric. Likewise, the electric field created by the gate-to-bulk bias repels the free electrons in bulk 11' from interface between the N-type bulk 11' and the bottom dielectric 33.

Since the voltage in the gate is dropped over an accumulation layer rather than a depletion layer, the voltage lost in the poly is much less for a given level of doping

compared to prior art devices. This feature allows the poly to be doped to as low as  $10^{11}/\text{cm}^3$ , or less, while achieving the same or better results as when the poly was doped at  $\geq 10^{20}/\text{cm}^3$  in prior art devices. The voltage difference between the gate electrode 50' and the bulk electrode 52' is called  $V_{pp}$ .  $V_{pp}$  is nearly equal to the sum of the voltages dropped across 31, 32, 33, and 26; namely

$$V_{pp} \approx \Delta V_{\text{Top Ox}} + \Delta V_{\text{Storage Layer}} + \Delta V_{\text{Bottom Ox}} + \Delta V_{\text{Bulk}}.$$

In this embodiment, there is negligible voltage drop in the poly gate 12'', as long as the doping level in the poly is approximately  $\geq 10^{11}/\text{cm}^3$ . The poly doping in this device can be set to a value that optimizes conditions unrelated to the program speed since a depletion layer does not form at the interface between the poly and the top of the gate dielectric under program bias conditions. The applied program voltage efficiently drops across layers 31, 32, 33 and deletion layer 26. Since the tunnel current is an exponential function of the electric field across the dielectric, the write speed can be significantly improved by eliminating the poly depletion voltage loss as shown in this embodiment.

When transistor 10'' is being erased as shown in Figure 13 a positive bias is applied to the N-type poly gate 12'' relative to the channel 15' of the P-channel transistor 10'', the electric field serves to form a depletion layer 27 at the interface between the poly gate 12'' and the top of the gate dielectric. In this example, positive ten volts is applied to gate 12'' by way of electrode 50' while the source 14', drain 16' and bulk 11' are held at ground by way of electrodes 51', 53' and 52', respectively. Other bias conditions, such as different voltages or non-grounded bulk 11', source 14' and

drain 16' nodes, could be established for erasing. The example  
 in Figure 13 more specifically shows that a voltage  
 differential is created by applying a voltage to the gate  
 12''' which is different from the voltage at the channel  
 surface. In this case, there is voltage lost in the poly  
 depletion layer 27 and the erase speed can be degraded by this  
 lost voltage. However, as stated before the erase speed is far  
 less critical to system designs than the program speed.  
 Further, independent of the gate structure, the erase bias  
 serves to accumulate electrons in the channel at the interface  
 between the bulk 11' and the bottom dielectric 33, forming  
 free electron accumulation 28. As a result, negligible voltage  
 is dropped in the bulk and so the erase condition results in  
 the Vpp being dropped primarily over layers 31, 32, 33 and  
 depletion layer 27; namely

$$\begin{aligned}
 V_{pp} \approx & \Delta V_{Poly} + \Delta V_{Top\_Ox} \\
 & + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox}.
 \end{aligned}$$

Again, this result is a considerable improvement over  
 prior art where depletion layers formed in both the poly and  
 the bulk during a program operation. In this embodiment, both  
 the program and the erase bias conditions create only one  
 depletion layer and so the program and erase conditions and  
 performance are more symmetric. Further, although the program  
 condition includes a detrimental depletion layer, the  
 depletion can be minimized by the use of channel doping  
 techniques, such as either a buried channel or a depletion  
 channel.

Although the invention has been described and illustrated  
 with a certain degree of particularity, it is understood that  
 the present disclosure has been made only by way of example,  
 and that numerous changes in the combination and arrangement

of parts can be resorted to by those skilled in the art without departing from the spirit and scope of the invention, as hereinafter claimed.

WHAT IS CLAIMED IS:

- 1 1. A non-volatile semiconductor device comprising:  
2 a semiconductor substrate;  
3 source and drain regions in said substrate separated by  
4 a channel region;  
5 a gate comprising a layer of polycrystalline silicon of  
6 conductivity type different from that of said source and drain  
7 regions; and  
8 a multilayer gate dielectric between said gate and said  
9 channel region comprising a charge storage layer having  
10 alterable charge storage properties by application of an  
11 electric field and having a dielectric thickness equivalent to  
12 that of a layer of silicon dioxide that is less than about 170  
13 angstroms.
- 1 2. The device of claim 1 wherein said gate further comprises  
2 a layer of refractory silicide.
- 1 3. The device of claim 1 wherein said gate contains as few as  
2  $10^{11}/\text{cm}^3$  electrically active atoms of doping material.
- 1 4. The device of claim 3 wherein said conductivity types  
2 comprise a doping material selected from the group consisting  
3 of antimony, boron, phosphorus and arsenic.
- 1 5. The device of claim 1 wherein said source and drain regions  
2 are doped primarily N-type and said gate is doped P-type.
- 1 6. The device of claim 1 wherein said source and drain regions  
2 are doped primarily P-type and said gate is doped N-type.

1 7. The device of claim 1 wherein said multilayer gate  
2 dielectric further comprises a second dielectric material  
3 layer between said charge storage layer and said channel.

1 8. The device of claim 7 wherein said second dielectric  
2 material layer comprises silicon dioxide.

1 9. The device of claim 7 wherein said multilayer gate  
2 dielectric further comprises a third dielectric material layer  
3 between said charge storage layer and said gate.

1 10. The device of claim 9 wherein said third dielectric  
2 material layer comprises silicon dioxide.

3  
4 11. The device of claim 9 wherein said third dielectric  
5 material layer comprises a three layered structure of a layer  
6 of silicon dioxide, on a layer of silicon nitride on yet  
7 another layer of silicon dioxide.

1 12. The device of claim 1 wherein said charge storage layer  
2 comprises a floating gate.

1 13. The device of claim 12 wherein said floating gate  
2 comprises polycrystalline silicon.

1 14. The device of claim 1 wherein said charge storage layer  
2 comprises a dielectric material capable of trapping charge  
3 carriers.

1 15. The device of claim 1 wherein said charge storage layer  
2 comprises a dielectric material capable of trapping charge  
3 polarization.

1 16. The device of claim 1 wherein said charge storage layer  
2 comprises a material selected from the group consisting of  
3 silicon nitride, silicon oxynitride, silicon-rich silicon  
4 dioxide, and ferroelectric materials.

1 17. The device of claim 1 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a second conductivity type.

1 18. The device of claim 1 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a first conductivity type; and

4 wherein said non-volatile memory device further comprises  
5 a first well region of a second conductivity type formed in  
6 said substrate as to surround at least said source and drain  
7 regions and said channel region.

1 19. The device of claim 1 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a second conductivity type; and

4 wherein said non-volatile memory device further comprises  
5 a first well region of a first conductivity type formed in  
6 said substrate as to surround at least said source and drain  
7 regions and said channel region; and

8 wherein said non-volatile memory device further comprises  
9 an additional second well region of the second conductivity  
10 type formed in said substrate as to surround at least said  
11 first well region.

1 20. The device of claim 1 wherein said channel region  
2 comprises a buried channel.

1 21. The device of claim 1 wherein said channel region  
2 comprises a depletion channel.

1 22. A non-volatile semiconductor device comprising:  
2 a semiconductor substrate;  
3 source and drain regions in said substrate separated by  
4 a channel region having a channel length less than about 0.7  
5 microns;  
6 a gate comprising a layer of polycrystalline silicon of  
7 conductivity type different from that of said source and drain  
8 regions; and  
9 a multilayer gate dielectric between said gate and said  
10 channel region comprising a charge storage layer having  
11 alterable charge storage properties by application of an  
12 electric field.

1 23. The device of claim 22 wherein said gate further comprises  
2 a layer of refractory silicide.

1 24. The device of claim 22 wherein said gate contains more  
2 than  $10^{11}/\text{cm}^3$  electrically active atoms of doping material.

1 25. The device of claim 24 wherein said conductivity types  
2 comprise a doping material selected from the group consisting  
3 of antimony, boron, phosphorus and arsenic.

1 26. The device of claim 22 wherein said source and drain  
2 regions are doped primarily N-type and said gate is doped P-  
3 type.

1 27. The device of claim 22 wherein said source and drain  
2 regions are doped primarily P-type and said gate is doped N-  
3 type.

1 28. The device of claim 22 wherein said multilayer gate  
2 dielectric further comprises a second dielectric material  
3 layer between said charge storage layer and said channel.

1 29. The device of claim 28 wherein said second dielectric  
2 material layer comprises silicon dioxide.  
3

4 30. The device of claim 28 wherein said multilayer gate  
5 dielectric further comprises a third dielectric material layer  
6 between said charge storage layer and said gate.

1 31. The device of claim 30 wherein said third dielectric  
2 material layer comprises silicon dioxide.  
3

4 32. The device of claim 30 wherein said third dielectric  
5 material layer comprises a three layered structure of a layer  
6 of silicon dioxide, on a layer of silicon nitride on yet  
another layer of silicon dioxide.

1 33. The device of claim 22 wherein said charge storage layer  
2 comprises a floating gate.  
3

4 34. The device of claim 33 wherein said floating gate  
5 comprises polycrystalline silicon.  
6

1 35. The device of claim 22 wherein said charge storage layer  
2 comprises a dielectric material capable of trapping charge  
3 carriers.

1 36. The device of claim 22 wherein said charge storage layer  
2 comprises a dielectric material capable of trapping charge  
3 polarization.

1 37. The device of claim 22 wherein said charge storage layer  
2 comprises a material selected from the group consisting of  
3 silicon nitride, silicon oxynitride, silicon-rich silicon  
4 dioxide, and ferroelectric materials.

1 38. The device of claim 22 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a second conductivity type.

1 39. The device of claim 22 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a first conductivity type; and

4 wherein said non-volatile memory device further comprises  
5 a first well region of a second conductivity type formed in  
6 said substrate as to surround at least said source and drain  
7 regions and said channel region.

1 40. The device of claim 22 wherein said substrate has a first  
2 conductivity type and said source and drain regions are  
3 semiconductor regions of a second conductivity type; and

4 wherein said non-volatile memory device further comprises  
5 a first well region of a first conductivity type formed in  
6 said substrate as to surround at least said source and drain  
7 regions and said channel region; and

8 wherein said non-volatile memory device further comprises  
9 an additional second well region of the second conductivity  
10 type formed in said substrate as to surround at least said  
11 first well region.

1 41. The device of claim 22 wherein said channel region  
2 comprises a buried channel.

1 42. The device of claim 22 wherein said channel region  
2 comprises a depletion channel.

1 43. A non-volatile semiconductor device having source and  
2 drain regions of first conductivity type in said substrate  
3 separated by a channel region of length less than about 0.7  
4 microns, comprising:

5 a gate comprising a layer of polycrystalline silicon of  
6 second conductivity type different from that of said first  
7 conductivity type; and

8 a multilayer gate dielectric between said gate and said  
9 channel region comprising a charge storage layer having  
10 alterable charge storage properties by application of an  
11 electric field.

1 44. The non-volatile semiconductor device of claim 43 wherein  
2 said gate dielectric has a dielectric thickness equivalent to  
3 that of a layer of silicon dioxide that is less than about 170  
4 angstroms.

1 45. The device of claim 43 wherein said gate further comprises  
2 a layer of refractory silicide.

1 46. The device of claim 43 wherein said source and drain  
2 regions are doped primarily N-type and said gate is doped P-  
3 type.

1 47. The device of claim 43 wherein said source and drain  
2 regions are doped primarily P-type and said gate is doped N-  
3 type.

1 48. The device of claim 43 wherein said charge storage layer  
2 comprises a floating gate.

1 49. A method for making a non-volatile semiconductor device  
2 comprising:

3 forming a multilayer gate dielectric having a charge  
4 storage layer with alterable charge storage properties by  
5 application of an electric field, and having a dielectric  
6 thickness equivalent to that of a layer of silicon dioxide  
7 that is less than about 170 angstroms;


8 forming a gate comprising polycrystalline silicon of  
9 first conductivity type on said gate dielectric; and

10 forming source and drain regions separated by a channel  
11 region in a semiconductor substrate, said source and drain  
12 regions having a second conductivity type different from said  
13 first dielectric type.


## ABSTRACT OF THE DISCLOSURE

A non-volatile memory IGFET device has a gate dielectric stack that is dielectrically equivalent in thickness to 170Å or less of silicon dioxide. Above the dielectric stack is a polycrystalline silicon gate that is doped in an opposite manner to that of the source and drain <sup>regions</sup> junctions of the transistor. By using a gate doping that is opposite to that of the IGFET source and drain junctions, the poly depletion layer that can occur during programming in modern and advanced memory devices is eliminated according to this invention. The device of this invention forms an accumulation layer in the poly rather than a depletion layer. This difference not only greatly improves the program speed, but allows for selecting the gate doping at levels as low as  $10^{11}/\text{cm}^3$ , or less, without significantly compromising the program speed. Further, since the majority of the applied voltage in a device according to this invention is dropped over the gate dielectric, rather than shared between the gate dielectric and a depletion layer in the gate poly, the device of this invention can be scaled in gate dielectric thickness without significantly compromising the program speed.





PRIOR ART  
FIG. 2



$$\Delta V_{Poly} + \Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} + \Delta V_{Bulk} = V_{pp}$$


Ideally  $\Delta V_{Poly} \ll V_{pp}$

When  $\Delta V_{Poly}$  is a small fraction of  $V_{pp}$ , e.g. 0.5 volts out of 10.0 volts, this leaving a healthy

$$\Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} + \Delta V_{Bulk} = 9.5 \text{ volts}$$

PRIOR ART


FIG. 3



The Poly and Bulk Depletions are converted to Accumulation layers, so this is an ideal situation where all of the applied voltage,  $V_{\text{pp}}$ , drops across the gate dielectric.

$\Delta V_{\text{Top\_Ox}} + \Delta V_{\text{Storage\_Layer}} + \Delta V_{\text{Bottom\_Ox}} = V_{\text{pp}}$ .

PRIOR ART  
FIG. 4



$\Delta V_{Poly} + \Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} + \Delta V_{Bulk} = V_{pp}$

$\Delta V_{Poly}$  is a large fraction of  $V_{pp}$ , e.g. 3.0 volts out of 10.0 volts, leaving only

$\Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} + \Delta V_{Bulk} = 7.0$  volts

PRIOR ART

FIG. 5







FIG. 7





$\Delta V_{\text{Top\_Ox}} + \Delta V_{\text{Storage\_Layer}} + \Delta V_{\text{Bottom\_Ox}} + \Delta V_{\text{Bulk}} = V_{\text{pp}}$   
FIG. 9

Voltage Drop In Poly With 10 Volts Applied





FIG. 10




Even though a Poly Depletion exists, the Bulk Depletion is converted to a Bulk Accumulation, so  $\Delta V_{\text{Poly}} + \Delta V_{\text{Top Ox}} + \Delta V_{\text{Storage Layer}} + \Delta V_{\text{Bottom Ox}} = V_{\text{pp}}$ .

Ideally  $\Delta V_{\text{Poly}} \ll V_{\text{pp}}$ .


When  $\Delta V_{\text{Poly}}$  is a small fraction of  $V_{\text{pp}}$ , e.g. 0.5 volts out of 10.0 volts, this leaving a healthy  $\Delta V_{\text{Top Ox}} + \Delta V_{\text{Storage Layer}} + \Delta V_{\text{Bottom Ox}} = 9.5 \text{ volts}$ .

FIG. 11



$\Delta V_{\text{Top\_Ox}} + \Delta V_{\text{Storage\_Layer}} + \Delta V_{\text{Bottom\_Ox}} + \Delta V_{\text{Bulk}} = V_{\text{pp}}$

FIG. 12



Even though a Poly Depletion exists, the Bulk Depletion is converted to a Bulk Accumulation, so  $\Delta V_{Poly} + \Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} = V_{pp}$ .

Ideally  $\Delta V_{Poly} \ll V_{pp}$ .

When  $\Delta V_{Poly}$  is a small fraction of  $V_{pp}$ , e.g. 0.5 volts out of 10.0 volts, this leaving a healthy  $\Delta V_{Top\_Ox} + \Delta V_{Storage\_Layer} + \Delta V_{Bottom\_Ox} = 9.5$  volts.

FIG. 13

Please type a plus sign (+) inside this box → ☐

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0851-0032  
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)</b>	<b>Attorney Docket Number</b>	15005-00120
	<b>First Named Inventor</b>	Loren T. Lancaster
	<b>COMPLETE IF KNOWN</b>	
	<b>Application Number</b>	/
	<b>Filing Date</b>	
	<b>Group Art Unit</b>	
<input checked="" type="checkbox"/> Declaration Submitted with Initial Filing	OR	<input type="checkbox"/> Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)
	<b>Examiner Name</b>	

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE HAVING AN IMPROVED WRITE SPEED**

the specification of which *(Title of the Invention)*

☒ is attached hereto  
OR  
☐ was filed on (MM/DD/YYYY)  as United States Application Number or PCT International Application Number  and was amended on (MM/DD/YYYY)  (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)

☐ Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box ➡ ☐

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032  
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## DECLARATION — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 385(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

☐ Customer Number

OR

☒ Registered practitioner(s) name/registration number listed below

Place Customer  
Number Bar Code  
Label here

Name	Registration Number	Name	Registration Number
Richard A. Bachand	25,107		

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to: ☐ Customer Number or Bar Code Label

OR

☐ Correspondence address below

Name	Richard A. Bachand						
Address	Eastham, Johnson, Monnheimer & Jontz, P.C.						
Address	P.O. Box 1276						
City	Albuquerque	State	NM	ZIP	87103-1276		
Country	US	Telephone	(505) 247-2315		Fax	(505) 764-5480	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle (if any))				Family Name or Surname			
Loren T.				Lancaster			
Inventor's Signature	<i>Loren Lancaster</i>					Date	
Residence: City	Colorado Springs	State	CO	Country	US	Citizenship	US
Post Office Address	1030 Dark Horse Drive						
Post Office Address							
City	Colo. Sprngs	State	CO	ZIP	80919	Country	US

☐ Additional inventors are being named on the \_\_\_\_\_ supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto